## FEATURES

Two gain settings
Gain of $1 / 2(-6 d B)$
Gain of 2 (+6 dB)
0.05\% maximum gain error

10 ppm maximum gain drift
Excellent ac specifications
$20 \mathrm{~V} / \mu \mathrm{s}$ minimum slew rate
800 ns to $0.01 \%$ settling time
Low distortion: 0.004\%, 20 Hz to 20 kHz
High accuracy dc performance
77 dB minimum CMRR
$700 \mu \mathrm{~V}$ maximum offset voltage
14-lead SOIC package
Supply current: $\mathbf{2 . 5} \mathbf{~ m A}$ maximum per channel
Supply range: $\pm \mathbf{2 . 5} \mathrm{V}$ to $\pm \mathbf{1 8} \mathrm{V}$

## APPLICATIONS

High performance audio
Instrumentation amplifier building blocks
Level translators
Automatic test equipment
Sin/Cos encoders

## GENERAL DESCRIPTION

The AD8273 is a low distortion, dual-channel amplifier with internal gain setting resistors. With no external components, it can be configured as a high performance difference amplifier ( $\mathrm{G}=1 / 2$ or 2 ), inverting amplifier ( $\mathrm{G}=1 / 2$ or 2 ), or noninverting amplifier ( $\mathrm{G}=11 / 2$ or 3 ).

The AD8273 operates on both single and dual supplies and only requires 2.5 mA maximum supply current for each amplifier. It is specified over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and is fully RoHS compliant.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Table 1. Difference Amplifiers by Category

| Low <br> Distortion | High <br> Voltage | Single-Supply <br> Unidirectional | Single-Supply <br> Bidirectional |
| :--- | :--- | :--- | :--- |
| AD8270 | AD628 | AD8202 | AD8205 |
| AD8273 | AD629 | AD8203 | AD8206 |
| AMP03 |  |  | AD8216 |

## Rev. 0

## AD8273

## TABLE OF CONTENTS



## REVISION HISTORY

1/08-Revision 0: Initial Version
ESD Caution .....  4
Pin Configuration and Function Descriptions. ..... 5
Typical Performance Characteristics. .....  6
Theory of Operation ..... 11
Configurations ..... 11
Power Supplies ..... 11
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=1 / 2, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Bandwidth <br> Slew Rate Settling Time to $0.1 \%$ Settling Time to 0.01\% Channel Separation | 10 V step on output, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ 10 V step on output, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ $\mathrm{f}=1 \mathrm{kHz}$ | 20 | $\begin{aligned} & 20 \\ & 670 \\ & 750 \\ & 130 \end{aligned}$ | $\begin{aligned} & 750 \\ & 800 \end{aligned}$ | MHz <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns <br> dB |
| ```NOISE/DISTORTION }\mp@subsup{}{}{1 THD + Noise Noise Floor, RTO}\mp@subsup{}{}{2 Output Voltage Noise (Referred to Output)``` | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \mathrm{~V}_{\text {out }}=10 \mathrm{Vp-p}, 600 \Omega \text { load } \\ & 20 \mathrm{kHz} \mathrm{BW} \\ & \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.004 \\ & -106 \\ & 3.5 \\ & 26 \end{aligned}$ |  | \% <br> dBu <br> $\mu \mathrm{V}$ rms <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| GAIN <br> Gain Error <br> Gain Drift Gain Nonlinearity | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { Vout }=10 \mathrm{~V} \text { p-p, } 600 \Omega \text { load } \\ & \text { Vout }=5 \mathrm{~V} \text { p-p, } 600 \Omega \text { load } \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 200 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 10 \end{aligned}$ | \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm <br> ppm |
| INPUT CHARACTERISTICS <br> Offset ${ }^{3}$ <br> vs. Temperature <br> vs. Power Supply <br> Common-Mode Rejection Ratio <br> Input Voltage Range ${ }^{4}$ <br> Impedance ${ }^{5}$ <br> Differential <br> Common Mode ${ }^{6}$ | Referred to output $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}= \pm 40 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \text { referred to input } \\ & \mathrm{V}_{\text {СM }}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 77 \\ & -3 V_{s}+4.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 3 \\ & 2 \\ & 86 \\ & \\ & 36 \\ & 9 \\ & \hline \end{aligned}$ | 700 <br> 10 $+3 V_{s}-4.5$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ <br> dB <br> V <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ |
| OUTPUT CHARACTERISTICS <br> Output Swing <br> Short-Circuit Current Limit <br> Capacitive Load Drive | Sourcing <br> Sinking $\begin{aligned} & \mathrm{G}=1 / 2 \\ & \mathrm{G}=2 \end{aligned}$ | $-V_{s}+1.5$ | $\begin{aligned} & 100 \\ & 60 \\ & 200 \\ & 1200 \end{aligned}$ | $+V_{s}-1.5$ | V <br> mA <br> mA <br> pF <br> pF |
| POWER SUPPLY Supply Current (per Amplifier) |  |  |  | 2.5 | mA |
| TEMPERATURE RANGE Specified Performance |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Output Short-Circuit Current | Observe |
|  | derating curve |
| Voltage at Any Input Pin | 40 V |
| Differential Input Voltage | 40 V |
| Current into Any Input Pin | 3 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$ |
| Specified Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Thermal Resistance |  |
| $\theta_{\mathrm{JA}}$ | $105^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{J}}$ | $36^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package Glass Transition Temperature $\left(\mathrm{T}_{\mathrm{G}}\right)$ | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation for the AD8273 is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in a loss of functionality.

The AD8273 has built-in, short-circuit protection that limits the output current to approximately 100 mA (see Figure 2 for more information). While the short-circuit condition itself does not damage the part, the heat generated by the condition can cause the part to exceed its maximum junction temperature, with corresponding negative effects on reliability.


Figure 2. Maximum Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1,7 | NC | No Connect. |
| 2 | -12 A | The $12 \mathrm{k} \Omega$ resistor connects to the negative terminal of Op Amp A. |
| 3 | +12 A | The $12 \mathrm{k} \Omega$ resistor connects to the positive terminal of Op Amp A. |
| 4 | $-\mathrm{V}_{\mathrm{s}}$ | Negative Supply. |
| 5 | +12 B | The $12 \mathrm{k} \Omega$ resistor connects to the positive terminal of Op Amp B. |
| 6 | -12 B | The $12 \mathrm{k} \Omega$ resistor connects to the negative terminal of Op Amp B. |
| 8 | +6 B | The $6 \mathrm{k} \Omega$ resistor connects to the positive terminal of Op Amp B. |
| 9 | OUTB | Op Amp B Output. |
| 10 | -6 B | The $6 \mathrm{k} \Omega$ resistor connects to the negative terminal of Op Amp B. |
| 11 | $+\mathrm{V}_{\mathrm{s}}$ | Positive Supply. |
| 12 | -6 A | The $6 \mathrm{k} \Omega$ resistor connects to the negative terminal of Op Amp A. |
| 13 | OUTA | Op Amp A Output. |
| 14 | +6 A | The $6 \mathrm{k} \Omega$ resistor connects to the positive terminal of Op Amp A. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=1 / 2$, difference amplifier configuration, unless otherwise noted.


Figure 4. Typical Distribution of System Offset Voltage, $G=1 / 2$, Referred to Output


Figure 5. Typical Distribution of CMRR, $G=1 / 2$, Referred to Input


Figure 6. CMRR vs. Temperature, Normalized at $25^{\circ} \mathrm{C}$


Figure 7. System Offset vs. Temperature, Normalized at $25^{\circ} \mathrm{C}$, Referred to Output


Figure 8. Gain Error vs. Temperature, Normalized at $25^{\circ} \mathrm{C}$


Figure 9. Input Common-Mode Voltage vs. Output Voltage, Gain $=1 / 2, \pm 15$ V Supplies


Figure 10. Input Common-Mode Voltage vs. Output Voltage, Gain $=1 / 2, \pm 5 \mathrm{~V}$ and $\pm 2.5 \mathrm{~V}$ Supplies


Figure 11. Input Common-Mode Voltage vs. Output Voltage,
Gain $=2, \pm 15$ V Supplies


Figure 12. Input Common-Mode Voltage vs. Output Voltage,
Gain $=2, \pm 5$ V and $\pm 2.5$ V Supplies


Figure 13. Power Supply Rejection vs. Frequency, $G=1 / 2$, Referred to Output


Figure 14. Maximum Output Voltage vs. Frequency


Figure 15. Gain vs. Frequency


Figure 16. Common-Mode Rejection vs. Frequency, Referred to Input


Figure 17. Short-Circuit Current vs. Temperature


Figure 18. Output Voltage Swing vs. $R_{\text {LOAD }}, V_{S}= \pm 15 \mathrm{~V}$


Figure 19. Output Voltage vs. Iout


Figure 20. Small Signal Step Response, Gain = 2


Figure 21. Small Signal Step Response, Gain = $1 / 2$


Figure 22. Small Signal Pulse Response with 500 pF Capacitor Load, Gain = 2


Figure 23. Small Signal Pulse Response for 100 pF Capacitive Load, Gain $=1 / 2$


Figure 24. Small Signal Overshoot vs. Capacitive Load, $G=1 / 2$, No Resistive Load


Figure 25. Small Signal Overshoot vs. Capacitive Load, $G=1 / 2,600 \Omega$ in Parallel with Capacitive Load


Figure 26. Small Signal Overshoot vs. Capacitive Load,
$G=2$, No Resistive Load


Figure 27. Small Signal Overshoot vs. Capacitive Load, $G=2,600 \Omega$ in Parallel with Capacitive Load

## AD8273



Figure 28. Large Signal Pulse Response Gain $=1 / 2$


Figure 29. Large Signal Pulse Response, Gain = 2


Figure 30.Slew Rate vs. Temperature


Figure 31. $T H D+N$ vs. Frequency, $V_{\text {out }}=10 \mathrm{Vp}-\mathrm{p}$


Figure 32. Voltage Noise Density vs. Frequency, Referred to Output


Figure 33. 0.1 Hz to 10 Hz Voltage Noise, RTO

## THEORY OF OPERATION

The AD8273 has two channels, each consisting of a high precision, low distortion op amp and four trimmed resistors. Although such a circuit can be built discretely, placing the resistors on the chip offers advantages to board designers that include better dc specifications, better ac specification, and lower production costs.
The resistors on the AD8273 are laser trimmed and tightly matched. Specifications that depend on the resistor matching, such as gain drift, common-mode rejection, and gain accuracy, are better than can be achieved with standard discrete resistors.

The positive and negative input terminals of the AD8273 op amp are not pinned out intentionally. Keeping these nodes internal means their capacitance is considerably lower than it would be in discrete designs. Lower capacitance at these nodes means better loop stability and improved common-mode rejection vs. frequency.
The internal resistors of the AD8273 lower production cost. One part rather than several is placed on the board, which improves both board build time and reliability.

## CONFIGURATIONS

The AD8273 can be configured in several different ways; see Figure 34 to Figure 41. Because these configurations rely on the internal, matched resistors, these configurations have excellent gain accuracy and gain drift.

## POWER SUPPLIES

A stable dc voltage should be used to power the AD8273. Noise on the supply pins can adversely affect performance. A bypass capacitor of $0.1 \mu \mathrm{~F}$ should be placed between each supply pin and ground, as close to each pin as possible. A tantalum capacitor of $10 \mu \mathrm{~F}$ should also be used between each supply and ground. It can be farther away from the AD8273 and typically can be shared by other precision integrated circuits.
The AD8273 is specified at $\pm 15 \mathrm{~V}$, but it can be used with unbalanced supplies as well, for example, $-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V},+\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}$. The difference between the two supplies must be kept below 36 V .


Figure 34. Difference Amplifier, $G=1 / 2$


Figure 35. Difference Amplifier, $G=2$

$$
v_{\text {OUT }}=-1 / 2 v_{\text {IN }}
$$

Figure 36. Inverting Amplifier, $G=1 / 2$


Figure 37. Inverting Amplifier, G=2


Figure 38. Noninverting Amplifier, $G=1 / 2$


Figure 39. Noninverting Amplifier, $G=2$


Figure 40. Noninverting Amplifier, $G=1.5$


Figure 41. Noninverting Amplifier, G=3

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 42. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8273ARZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |
| AD8273ARZ-R7 $7^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 7" Tape and Reel | R-14 |
| AD8273ARZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 13 " Tape and Reel | R-14 |

${ }^{1} Z=$ RoHS Compliant Part.

NOTES

NOTES

## AD8273

## NOTES


[^0]:    ${ }^{1}$ Includes amplifier voltage and current noise, as well as noise of internal resistors.
    ${ }^{2} \mathrm{dBu}=20 \log$ (V rms /0.7746).
    ${ }^{3}$ Includes input bias and offset current errors.
    ${ }^{4}$ May also be limited by absolute maximum input voltage or by the output swing. See the Absolute Maximum Ratings section and Figure 9 through Figure 12 for details.
    ${ }^{5}$ Internal resistors are trimmed to be ratio matched but have $\pm 20 \%$ absolute accuracy.
    ${ }^{6}$ Common mode is calculated looking into both inputs. Common-mode impedance looking into only one input is $18 \mathrm{k} \Omega$.

